Managing stress helps transistor performance

Scientists have developed a new CESL method that introduces tensile stress into both the channel and the drift region, improving overall performance by offering low drift resistance, high cut-off frequency and desirable breakdown characteristics.